

Abstract of Disclose

A memory device which includes at least one bank having first and second unit blocks, each containing a plurality of cell arrays and first and second decoding units for decoding
5 an inputted column address and outputting column selecting signals of the first and second unit blocks includes a column address transmitting unit, a first combining circuit, a second combining circuit, a first and a second output pads.